Docket No.: 60188-745 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

Takaki YOSHIDA : Confirmation Number:

Serial No.: : Group Art Unit:

Filed: January 06, 2004 : Examiner: Unknown

For: ERROR PORTION DETECTING METHOD AND LAYOUT METHOD FOR

SEMICONDUCTOR INTEGRATED CIRCUIT

ASSOCIATE POWER OF ATTORNEY

Mail Stop Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

The undersigned Principal Attorney of record hereby appoints the following Attorneys as his Associates with regard to the above-identified application: Steven W. Allis, Reg. No. 50,532; Stephen A. Becker, Reg. No. 26,527; John G. Bisbikis, Reg. No. 37,095; Richard E. Brown, Reg. No. 47,453; Daniel Bucca, Reg. No. 42,368; Kenneth L. Cage, Reg. No. 26,151; Jennifer Chen, Reg. No. 42,404; Bernard P. Codd, Reg. No. 46,429; Lawrence T. Cullen, Reg. No. 44,489; Paul Devinsky, Reg. No. 28,553; Margaret M. Duncan, Reg. No. 30,879; Shamita De. Etienne-Cummings, Reg. No. 46,072; Ramyar M. Farid, Reg. No. 46,692; Brian E. Ferguson, Reg. No. 36,801; Michael E. Fogarty, Reg. No. 36,139; John R. Fuisz, Reg. No. 37,327; Keith E. George, Reg. No. 34,111; Thomas A. Haag, Reg. No. 47,621; John A. Hankins, Reg. No. 32,029; Catherine Krupka, Reg. No. 46,227; Jack Q. Lever, Reg. No. 28,149; Raphael V. Lupo, Reg. No. 28,363; Michael A. Messina, Reg. No. 33,424; Dawn L. Palmer, Reg. No. 41,238; Joseph H. Paquin, Jr., Reg. No. 31,647; Scott D. Paul, Reg. No. 42,984; William D. Pegg, Reg. No. 42,988; Robert L. Price, Reg. No. 22,685; Rubinson, Reg. No. 33,351; Brian K. Seidleck, Reg. No. 51,321; Joy Ann G. Serauskas, Reg. No. 27,952; Jiri F. Smetana, Reg. No. 52,456; David A. Spenard, Reg. No. 37,449; Arthur J. Steiner, Reg. No. 26,106; Michael D. Switzer, Reg. No. 39,552; David M. Tennant, Reg. No. 48,362; Judith L. Toffenetti, Reg. No. 39,048; Daniel S.

Serial No.:

Trainor, Reg. No. 43,959; Shival P. Virmani, Reg. No. 45,032; Kelli N. Watson, Reg. No. 47,170; C ameron K. Weiffenbach, Reg. No. 44,488; A aron Weisstuch, Reg. No. 41,557; Edward J. Wise, Reg. No. 34,523; Jeffrey A. Woller, Reg. No. 48,041; Alexander V. Yampolsky, Reg. No. 36,324; William Young, Reg. No. 54,718; Robert W. Zelnick, Reg. No. 36,976; and Wei-Chen Chen and Tomoki Tanida, admitted under 37 CFR 10.9(b) all of

McDERMOTT, WILL & EMERY 600 13th Street, N.W. Washington, DC 20005-3096

Please continue to address all communications to the undersigned.

January 6, 2004

Michael E. Fogarty Registration No. 36,139

Attorney for Applicant

COMBINED DECLARATION/POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

Tib a bolow hame	a mivement, i mercey	doctare that.	
I believe I am an original, first and joi	the original, first and the inventor (if plurate)	nd sole inventor (if only	ted below next to my name. one name is listed below) or) of the subject matter which IETHOD FOR
SEMICONDUCTOR	INTEGRATED C	IRCUIT ,	the specification of which
(check one) _	X is attached h	ereto.	
	was filed on Application S	Serial No.	as
		d and understand the cornded by any amendment	ntents of the above identified referred to above.
-	-	e information which is m , Code of Federal Regula	naterial to the examination of ations, § 1.56(a).
any foreign applicatio	n(s) for patent or reign application for	inventor's certificate lor patent or inventor's ce	nited States Code, § 119 of isted below and have also ertificate having a filing date
Prior Foreign Application	on(s)		Priority Claimed
2003-034859 (Number)	JAPAN (Country)	13/02/2003 (Day/Month/Year File	<u>X</u> Yes No
(Number)	(Country)	(Day/Month/Year File	Yes No
(Number)	(Country)	(Day/Month/Year File	Yes No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Appln. Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
(Appln. Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
prosecute the patent applica and Trademark Office conne Jr. (Reg. No. 28,149); Ke 28,562); Paul Devinsky (Re	ation identified above ected therewith: Ranneth L. Cage (Reg. g. No. 28,553); Edw (9); Brian E. Fergus	full power of substitution and revocation, to e and to transact all business in the U.S. Patent uphael V. Lupo (Reg. No. 28,363); Jack Q. Lever, S. No. 26,151); Stanislaus Aksman (Reg. No. 2ard E. Kubasiewicz (Reg. No. 30,020), Michael on (Reg. No. 36,801); Robert W. Zelnick (Reg. 37,136).
Please address all correspon	dence and telephone	calls to:
M 6 V	ack Q. Lever, Jr. McDERMOTT, WILL 00 Thirteenth Street, Washington, D.C. 2 202) 756-8000	N.W.
instructions from Mae Trademark Office regarding attorney and the undersigne	da Patent Office g this application w d. In the event of	S. attorneys named herein to accept and follow as to any action to be taken in the Patent and ithout direct communication between the U.S. a change in the persons from whom instructions will be so notified by the undersigned.
all statements made on infi statements were made with punishable by fine or impris	ormation and belief the knowledge that conment, or both, un	le herein of my own knowledge are true and that are believed to be true, and further that these willful false statements and the like so made are der Section 1001 of Title 18 of the United States jeopardize the validity of the application or any
Full name of sole or first inv	ventor – Takaki VO	SHIDA
		A
Inventor's signature	•	Date <u>December 26, 2003</u> Citizenship Japan
		baraki-shi, Osaka 567-0012, Japan

^{*} City and State, or City and Country for foreign inventors